International Journal of Reconfigurable Computing

Research Article

Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs

Figure 3

Fixed-point format.
703267.fig.003