International Journal of Reconfigurable Computing / 2009 / Article / Fig 10

Research Article

Analysis and Design of a Context Adaptable SAD/MSE Architecture

Figure 10

(a) Systolic array architecture for block computation ( ). Current pixels are stored in-place and reference pixels from blocks ( , etc.) are fed into the array. D represents a single clock cycle delay. (b) Design of “light” PE. It is shown as two modules: and .
789592.fig.0010

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.