Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 908740, 13 pages
http://dx.doi.org/10.1155/2009/908740
Research Article

A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks

1School of Computing and Intelligent Systems, University of Ulster, Derry BT48 7JL, Northern Ireland
2Bio-Inspired Electronics & Reconfigurable Computing Group, NUI Galway, Galway, Ireland
3Department of Electrical Engineering & Electronics, University of Liverpool, Liverpool L69 3GJ, UK

Received 1 December 2008; Accepted 13 April 2009

Academic Editor: Michael Huebner

Copyright © 2009 Jim Harkin et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. A. Arbib, The Handbook of Brain Theory and Neural Networks, A Bradford Book, Bradford, UK, 1995.
  2. W. Maass, Computation with Spiking Neurons: The Handbook of Brain Theory & NNs, MIT, Cambridge, Mass, USA, 2001.
  3. L. P. Maguire, T. M. McGinnity, B. Glackin, A. Ghani, A. Belatreche, and J. Harkin, “Challenges for large-scale implementations of spiking neural networks on FPGAs,” Neurocomputing, vol. 71, no. 1–3, pp. 13–29, 2007. View at Publisher · View at Google Scholar
  4. H. Markram, “The blue brain project,” Nature Reviews Neuroscience, vol. 7, no. 2, pp. 153–160, 2006. View at Publisher · View at Google Scholar · View at PubMed
  5. A. Ghani, T. M. McGinnity, L. P. Maguire, and J. Harkin, “Area efficient architecture for large scale implementation of biologically plausible spiking neural networks on reconfigurable hardware,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 939–940, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar
  6. B. Glackin et al., “Novel approach for the implementation of large-scale spiking neural networks on FPGAs,” in Proceedings of the Artificial Neural Network Conference, pp. 552–563, 2005.
  7. A. Upegui, C. A. Peña-Reyes, and E. Sanchez, “An FPGA platform for on-line topology exploration of spiking neural networks,” Microprocessors & Microsystems, vol. 29, no. 5, pp. 211–223, 2005. View at Publisher · View at Google Scholar
  8. M. J. Pearson, A. G. Pipe, B. Mitchinson et al., “Implementing spiking neural networks for real-time signal-processing and control applications: a model-validated FPGA approach,” IEEE Transactions on Neural Networks, vol. 18, no. 5, pp. 1472–1487, 2007. View at Publisher · View at Google Scholar
  9. E. Ros, E. M. Ortigosa, R. Agis, R. Carrillo, and M. Arnold, “Real-time computing platform for spiking neurons (RT-spike),” IEEE Transactions on Neural Networks, vol. 17, no. 4, pp. 1050–1063, 2006. View at Publisher · View at Google Scholar · View at PubMed
  10. A. DeHon and R. Rubin, “Design of FPGA interconnect for multilevel metallization,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 10, pp. 1038–1050, 2004. View at Publisher · View at Google Scholar
  11. S. Furber, “Future trends in SoC interconnect,” in Proceedings of the IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT '05), pp. 295–298, Hsinchu, Taiwan, April 2005. View at Publisher · View at Google Scholar
  12. L. Benini and G. DeMicheli, “NoCs: a new SoC paradigm,” IEEE Computers, pp. 70–78, 2002. View at Google Scholar
  13. R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs, “Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses,” IEEE Transactions on Neural Networks, vol. 18, no. 1, pp. 253–265, 2007. View at Publisher · View at Google Scholar · View at PubMed
  14. C. Schuck, S. Lamparth, and J. Becker, “artNoC—a novel multi-functional router architecture for organic computing,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 371–376, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  15. Xilinx, Virtex-4 User Guide, Ver. (V1.3), 2005.
  16. C.-S. Bouganis, P. Y. K. Cheung, and L. Zhaoping, “FPGA-accelerated pre-attentive segmentation in primary visual cortex,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 199–204, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar
  17. A. Ye and J. Rose, “Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 5, pp. 462–473, 2006. View at Publisher · View at Google Scholar
  18. G. S. Snider and R. S. Williams, “Nano/CMOS architectures using a field-programmable nanowire interconnect,” Nanotechnology, vol. 18, no. 3, 2007. View at Publisher · View at Google Scholar
  19. W. J. Bainbridge, L. A. Plana, and S. B. Furber, “The design and test of a smartcard Chip using a CHAIN self-timed Network-on-Chip,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), pp. 274–279, Paris, France, February 2004.
  20. S. Jovanovic, C. Tanougast, S. Weber, and C. Bobda, “CuNoC: a scalable dynamic NoC for dynamically reconflgurable FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 753–756, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  21. I. Nousias and T. Arslan, “Wormhole routing with virtual channels using adaptive rate control for network-on-chip (NoC),” in Proceedings of the 1st NASA/ESA Conference on Adaptive Hardware and Systems (AHS '06), pp. 420–423, Istanbul, Turkey, June 2006. View at Publisher · View at Google Scholar
  22. K. G. W. Goossens et al., “Hardwired NoCs in FPGAs to unify data and configuration interconnects,” in Proceedings of the International Symposium on NoCs, pp. 45–54, 2008.
  23. C. Hilton and B. Nelson, “PNoC: a flexible circuit-switched NoC for FPGA-based systems,” IEE Proceedings: Computers & Digital Techniques, vol. 153, no. 3, pp. 181–188, 2006. View at Publisher · View at Google Scholar
  24. S. Jovanovic, C. Tanougast, S. Weber, and C. Bobda, “CuNoC: a scalable dynamic NoC for dynamically reconflgurable FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 753–756, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  25. Silistix, “CHAINworks,” 2008, http://www.silistix.com/.
  26. Arteris, “Danube NoC IP,” 2005, http://www.arteris.com/.
  27. M. M. Khan, D. R. Lester, L. A. Plana et al., “SpiNNaker: mapping neural networks onto a massively-parallel chip multiprocessor,” in Proceedings of the International Joint Conference on Neural Networks (IJCNN '08), pp. 2849–2856, Hong Kong, June 2008. View at Publisher · View at Google Scholar
  28. A. D. Rast, S. Yang, M. Khan, and S. B. Furber, “Virtual synaptic interconnect using an asynchronous network-on-chip,” in Proceedings of the International Joint Conference on Neural Networks (IJCNN '08), pp. 2727–2734, Hong Kong, June 2008. View at Publisher · View at Google Scholar
  29. B. Glackin, J. Harkin, T. M. McGinnity, and L. P. Maguire, “A hardware accelerated simulation environment for spiking neural networks,” in Proceedings of the Applied Reconfigurable Computing Workshop, pp. 336–341, 2009.
  30. P. A. Merolla, J. V. Arthur, B. E. Shi, and K. A. Boahen, “Expandable networks for neuromorphic chips,” IEEE Transactions on Circuits and Systems I, vol. 54, no. 2, pp. 301–311, 2007. View at Publisher · View at Google Scholar
  31. J. Schemmel et al., “Mixed-mode analog NN using current-steering synapses,” Analog Integrated Circuits & Signal Processing, vol. 38, 2004. View at Google Scholar
  32. G. Indiveri, “A neuromorphic VLSI device for implementing 2D selective attention systems,” IEEE Transactions on Neural Networks, vol. 12, no. 6, pp. 1455–1463, 2001. View at Google Scholar
  33. J. Harkin and M. McElholm, “Novel interconnect strategy for large scale implementations of NNs,” IEEE Soft Computing in Industrial Applications, July 2007. View at Google Scholar
  34. Y. Chen, L. McDaid, S. Hall, and P. Kelly, “A programmable facilitating synapse device,” in Proceedings of the International Joint Conference on Neural Networks (IJCNN '08), pp. 1615–1620, Hong Kong, June 2008. View at Publisher · View at Google Scholar
  35. Y. Chen et al., “A silicon synapse based on a charge transfer device for SNNs,” in Proceedings of the 3rd International Symposium on Neural Networks (ISNN '06), Chengdu, China, May 2006.
  36. D. E. Johnson, J. S. Marsland, and W. Eccleston, “Neural network implementation using a single MOST per synapse,” IEEE Transactions on Neural Networks, vol. 6, no. 4, pp. 1008–1011, 1995. View at Publisher · View at Google Scholar · View at PubMed
  37. H. M. El-Bakry, “Modular neural networks for solving high complexity problems,” in Proceedings of the International Joint Conference on Neural Networks (IJCNN '03), vol. 3, pp. 2202–2207, Portland, Ore, USA, July 2003.
  38. O. Booij and H. Tat Nguyen, “A gradient descent rule for spiking neurons emitting multiple spikes,” Information Processing Letters, vol. 95, no. 6, pp. 552–558, 2005. View at Publisher · View at Google Scholar · View at MathSciNet
  39. P. Rocke, B. McGinley et al., “Investigating the suitability of FPAAs for evolved hardware spiking neural networks,” in Proceedings of the International Conference on Evolvable Systems (ICES '08), pp. 118–129, 2008.
  40. G. Indiveri, E. Chicca, and R. Douglas, “A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity,” IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211–221, 2006. View at Publisher · View at Google Scholar · View at PubMed
  41. J. Harkin, P. Dempster, T. M. McGinnity, and B. Cather, “Fault Detection Strategy for Self-Repairing Systems,” in Proceedings of the IEEE International Conference on Systems, Man and Cybernetics UK Chapter (SMC '07), pp. 23–28, Dublin, Ireland, September 2007.