Research Article

A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation

Figure 1

DDST general block diagram.
912301.fig.001