Research Article

A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation

Figure 3

Hardware architecture of the system.
912301.fig.003