A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation

Figure 6

Square root submodule.