Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 18

Profiling results for read exclusive requests.
205852.fig.0018