Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 24

Improvement in CPI-BARNES.
205852.fig.0024