Research Article
A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
Figure 6
Examples of proposed interconnects; (a) High-level view of baseline shared-bus interconnect; (b) High-level view of proposed reconfigurable shared-bus interconnect; (c) Shared-bus interconnect depicting region isolation; (d) Shared-bus interconnects depicting interconnect fusion.
