High-Speed FPGA 10's Complement Adders-Subtractors

Figure 10

FPGA implementation of an N-digit BCD Adder.