High-Speed FPGA 10's Complement Adders-Subtractors

Figure 18

Delay in ns for different adders in Virtex-4.