Reconfigurable Hardware Implementation of a Multivariate Polynomial Interpolation Algorithm

Figure 1

Block diagram of the implementation, highlighting the subtasks that are implemented using the systolic array architecture.