Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 1

WDDL AND gate, suitable for both ASICs and FPGAs.