Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 13

From (a)–(c) single trace and differential traces when targeting the SBox1 and the LR registers.

(a)

(b)

(c)