Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 4

High-Level block diagram of a LuT, extracted from “Stratix Device Family Data Sheet, volume 1” [24].