Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 5

Floorplan of a full DES in WDDL (top) and slightly unbalanced fanout of one register of the “LR” state (bottom).