International Journal of Reconfigurable Computing

Research Article

Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 7

Vertical (a) and Horizontal (b) PAR strategies.
375245.fig.007a
(a)
375245.fig.007b
(b)