Research Article

3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans

Figure 16

Latency as mesh size is varied for ami49.
603059.fig.0016