Research Article

3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans

Figure 18

Latency comparison for 2D and 2-layer implementations of xerox.
603059.fig.0018