3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans

<table>(a) Initial floorplan with no routers. (b) 2-layer architecture. (c) 3-layer architecture. (d) 2D implementation with each IP/core inflated to account for area required by network interfaces, routers and wires for physical links.</table>

International Journal of Reconfigurable Computing

fig2

Figure 2

Figure 2: 3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans 