3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans

Figure 3

Proposed NoC design exploration methodology.