Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs

Figure 16

Implementation flow using mutual contraction concept.