Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 18
Average wirelength versus filter size. for various cost functions discussed in Section 4.3 with being the modified CSE algorithm presented in Algorithm 1 and others based on maximizing or minimizing AMC. is the best scenario that results in the minimum number of routing channels.