Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2010
/
Article
/
Fig 3
/
Research Article
Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 3
A serial DA FIR filter block diagram.
