Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs

Figure 4

A 2 bit parallel DA FIR filter block diagram.