Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 5
(a) Nonregistered output adder used by DA or other competing algorithms that do not take FPGA architecture into account. (b) Registered output adder used in add and shift method leveraging the new cost function that takes FPGA architecture into account.
