Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2010, Article ID 953693, 15 pages
http://dx.doi.org/10.1155/2010/953693
Research Article

Low-Complexity Online Synthesis for AMIDAR Processors

Chair for Embedded Systems, University of Technology, Nöthnitzer Straße 46, 01187 Dresden, Germany

Received 4 March 2010; Revised 27 September 2010; Accepted 17 December 2010

Academic Editor: Lionel Torres

Copyright © 2010 Stefan Döbrich and Christian Hochberger. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Vassiliadis and D. Soudris, Fine-and Coarse-Grain Reconfigurable Computing, Springer, New York, NY, USA, 2007.
  2. C. Hochberger, R. Hoffmann, K.-P. Völkmann, and S. Waldschmidt, “The cellular processor architecture CEPRA-1X and its conguration by CDL,” in Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS '00), pp. 898–905, 2000.
  3. E. Sotiriades and A. Dollas, “A general reconfigurable architecture for the BLAST algorithm,” Journal of VLSI Signal Processing, vol. 48, no. 3, pp. 189–208, 2007. View at Publisher · View at Google Scholar
  4. J. R. Hauser and J. Wawrzynek, “Garp: a MIPS processor with a reconfigurable coprocessor,” in Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '97), pp. 12–21, April 1997.
  5. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood, “Hardware-software co-design of embedded reconfigurable architectures,” in Proceedings of the 37th Design Automation Conference (DAC '00), pp. 507–512, June 2000.
  6. A. Koch and N. Kasprzyk, “High-level-language compilation for reconfigurable computers,” in Proceedings of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC '05), pp. 1–8, 2005.
  7. Y. Ha, R. Hipik, S. Vernalde et al., “Adding hardware support to the hotSpot virtual machine for domain specific applications,” in Proceedings of the International Conference on Field Programmable Logic (FPL '02), pp. 1135–1138, 2002.
  8. C. Ebeling, D. C. Cronquist, and P. Franklin, “RaPiD—reconfigurable pipelined datapath,” in Proceedings of the International Conference on Field Programmable Logic (FPL '96), pp. 126–135, 1996.
  9. Y. Chou, P. Pillai, H. Schmit, and H. P. Shen, “PipeRench implementation of the instruction path coprocessor,” in Proceedings of the Annual International Symposium on Microarchitecture (MICRO '00), pp. 147–158, 2000.
  10. R. W. Hartenstein, M. Herz, T. Hoffmann, and U. Nageldinger, “Mapping applications onto reconfigurable Kress Arrays,” in Proceedings of the International Conference on Field Programmable Logic (FPL '99), pp. 385–390, 1999.
  11. V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach, and M. Weinhardt, “PACT XPP—a self-reconfigurable data processing architecture,” Journal of Supercomputing, vol. 26, no. 2, pp. 167–184, 2003. View at Publisher · View at Google Scholar
  12. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, “Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling,” in Proceedings of the Design, Automation and Test in Europe (DATE '03), pp. 10296–10301, 2003.
  13. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, “ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix,” in Proceedings of the International Conference on Field Programmable Logic (FPL '03), pp. 61–70, 2003.
  14. W. Kehuai, A. Kanstein, J. Madsen, and M. Berekovic, “MT-ADRES: multithreading on coarse-grained reconfigurable architecture,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC '07), pp. 26–38, 2007.
  15. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, “A VLIW processor with reconfigurable instruction set for embedded applications,” IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1876–1886, 2003. View at Publisher · View at Google Scholar
  16. G. Hempel, C. Hochberger, and A. Koch, “A comparison of hardware acceleration interfaces in a customizable soft core processor,” in Proceedings of the International Conference on Field Programmable Logic (FPL '10), pp. 469–474, 2010.
  17. C. Rupp, Multi-scale programmable array (US patent 6633181), October 2003.
  18. L. Bauer, M. Shafique, S. Kramer, and J. Henkel, “RISPP: rotating instruction set processing platform,” in Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC '07), pp. 791–796, June 2007. View at Publisher · View at Google Scholar
  19. R. L. Lysecky and F. Vahid, “Design and implementation of a microblaze-based WARP processor,” ACM Transactions on Embedded Computing Systems, vol. 8, no. 3, pp. 1–22, 2009. View at Google Scholar
  20. A .C .S. Beck and L. Carro, “Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility,” in Proeedings of the Design Automation Conference (DAC '05), pp. 732–737, September 2005.
  21. J. C. Dehnert, B. K. Grant, J. P. Banning et al., “The transmeta code morphingTM software: using speculation,recovery, and adaptive retranslation to address real-life challenges,” in Proceedings of the International Symposium on Code Generation and Optimization (CGO '03), pp. 15–24, 2003.
  22. A. C. S. Beck, M. B. Rutzig, G. Gaydadjiev, and L. Carro, “Transparent reconfigurable acceleration for heterogeneous embedded applications,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 1208–1213, 2008. View at Publisher · View at Google Scholar
  23. S. Uhrig, B. Shehan, R. Jahr, and T. Ungerer, “A Two-dimensional Superscalar processor architecture,” in Proceedings of the Computation World: Future Computing, Service Computation, Adaptive, Content, Cognitive, Patterns (ComputationWorld '09), pp. 608–611, 2009. View at Publisher · View at Google Scholar
  24. H. Corporaal, Microprocessor Architectures: From VLIWto TTA, John Wiley & Sons, New York, NY, USA, 1997.
  25. S. Gatzka and C. Hochberger, “A new general model for adaptive processors,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '04), pp. 52–60, June 2004.
  26. S. Gatzka and C. Hochberger, “The AMIDAR class of reconfigurable processors,” Journal of Supercomputing, vol. 32, no. 2, pp. 163–181, 2005. View at Publisher · View at Google Scholar
  27. S. Gatzka and C. Hochberger, “The organic features of the AMIDAR class of processors,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC '05), pp. 154–166, 2005.
  28. S. Gatzka and C. Hochberger, “Hardware based online profiling in AMIDAR processors,” in Proceedings of the19th IEEE International Parallel and Distributed Processing Symposium (IPDPS '05), April 2005. View at Publisher · View at Google Scholar
  29. S. Döbrich and C. Hochberger, “Towards dynamic software/hardware transformation in AMIDAR processors,” Information Technology, vol. 50, no. 5, pp. 311–316, 2008. View at Google Scholar
  30. S. Döbrich and C. Hochberger, “Effects of simplistic online synthesis for AMIDAR processors,” in Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig '09), pp. 433–438, December 2009. View at Publisher · View at Google Scholar