Concurrent Calculations on Reconfigurable Logic Devices Applied to the Analysis of Video Images

Table 4

Hard-Soft solution comparison.

Implementation	ms	cycles
PC (sequential programming)	2500	5000
PC (sequential optimized)	750	1500
PC (SSE with Intrincsics)	350	700
FPGA (SPARTAN 3-VHDL)	200	28