Exploration of Heterogeneous FPGA Architectures

Figure 2

Detailed interconnect of a CLB with its neighboring channels.