Exploration of Heterogeneous FPGA Architectures

Figure 4

Detailed interconnect of level 1 cluster of tree-based FPGA.