A Middleware Approach to Achieving Fault Tolerance of Kahn Process Networks on Networks on Chips

Table 2

Component mapping table for Figure 2.

Component	Tile
A	0
B	0
C	1
D	1
E	2
F	3