High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

<table>Assertion frequency scalability.</table>

International Journal of Reconfigurable Computing

Figure 10: High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis 