High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Table 3

Single-comparison assertion.

	Latency Overhead
Assertion data structure	Unoptimized	Optimized
Scalar variable	1	0
Array (non-consecutive)	1	0
Array (consecutive)	2	1