Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 430808, 25 pages
http://dx.doi.org/10.1155/2011/430808
Research Article

Sustainable Modular Adaptive Redundancy Technique Emphasizing Partial Reconfiguration for Reduced Power Consumption

Department of Electrical Engineering and Computer Science, University of Central Florida, P.O. Box 2362, Orlando, FL 32816-2362, USA

Received 16 January 2011; Revised 10 May 2011; Accepted 7 June 2011

Academic Editor: Scott Hauck

Copyright © 2011 R. Al-Haddad et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. Schmeck, “Organic computing-a new vision for distributed embedded systems,” in Proceedings of the 8th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, (ISORC '05), pp. 201–203, Washington, DC, USA, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  2. C. Müller-Schloer, “Organic computing: on the feasibility of controlled emergence,” in Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pp. 2–5, Stockholm, Sweden, September 2004. View at Scopus
  3. G. Lipsa, A. Herkersdorf, W. Rosenstiel, O. Bringmann, and W. Stechele, “Towards a framework and a design methodology for autonomic SoC,” in 2nd International Conference on Autonomic Computing, (ICAC '05), pp. 391–392, Washington, DC, USA, June 2005. View at Publisher · View at Google Scholar · View at Scopus
  4. S. Christian, H. Bastian, and J. Becker, “An interface for a decentralized 2d reconfiguration on xilinx virtex-FPGAs for organic computing,” International Journal of Reconfigurable Computing, vol. 2009, 2009. View at Google Scholar
  5. J. Haase, A. Hofmann, and K. Waldschmidt, “A self distributing virtual machine for adaptive multicore environments,” International Journal of Parallel Programming, vol. 38, no. 1, pp. 19–37, 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Parris, C. Sharma, and R. Demara, “Progress in autonomous fault recovery of field programmable gate arrays,” Accepted to, ACM Computing Surveys.
  7. G. Asadi and M. B. Tahoori, “Soft error rate estimation and mitigation for SRAM-based FPGAs,” in Proceedings of the 13th ACM/SIGDA ACM International Symposium on Field Programmable Gate Arrays, (FPGA '05), pp. 149–160, New york, NY, USA, February 2005. View at Scopus
  8. F. Lima, L. Cairo, and R. Reis, “Designing fault tolerant systems into SRAM-based FPGAs,” in Proceedings of the 40th Design Automation Conference, pp. 650–655, Anaheim, Calif, USA, June 2003. View at Scopus
  9. R. DeMara, J. Lee, R. Al-Haddad et al., “Invited paper: dynamic partial reconfiguration approach to the design of sustainable edge detectors,” in Proceedings of the Engineering of Reconfigurable Systems and Algorithms (ERSA '10), p. 11, Las Vegas, Nev, USA, 2010.
  10. S. Mitra, N. R. Saxena, and E. J. McCluskey, “A design diversity metric and reliability analysis for redundant systems,” in Proceedings of the International Test Conference (ITC '99), pp. 662–671, September 1999. View at Scopus
  11. M. Garvie and A. Thompson, “Scrubbing away transients and Jiggling around the permanent: long survival of FPGA systems through evolutionary self-repair,” in Proceedings of the 10th IEEE International On-Line Testing Symposium, (IOLTS '04), pp. 155–160, July 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. J. Heiner, B. Sellers, M. Wirthlin, and J. Kalb, “FPGA partial reconfiguration via configuration scrubbing,” in Proceedings of the 11th International Workshop, Field-Programmable Logic and Applications and Lecture Notes in Computer Science, pp. 99–104, August 2009. View at Publisher · View at Google Scholar
  13. S. Vigander, Evolutionary Fault Repair of Electronics in Space Applications, Norwegian University Science and Technology, Trondheim, Norway, 2001.
  14. I. Sobel, Camera models and machine perception, Ph.D. thesis, Department of Computer Science, Stanford University, 1970.
  15. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, “Low overhead fault-tolerant FPGA systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, no. 2, pp. 212–221, 1998. View at Google Scholar · View at Scopus
  16. M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriya, and V. Verma, “Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications,” in Proceedings of the International Test Conference (ITC '99), pp. 973–982, September 1999. View at Scopus
  17. D. Keymeulen, R. S. Zebulum, Y. Jin, and A. Stoica, “Fault-tolerant evolvable hardware using field-programmabletransistor arrays,” IEEE Transactions on Reliability, vol. 49, pp. 305–316, 2000. View at Google Scholar
  18. A. Bouajila, A. Zeppenfeld, W. Stechele et al., “Organic computing at the system on chip level,” in Proceedings of the IFIP International Conference on Very Large Scale Integration and System-on-Chip, (VLSI-SoIC '06), pp. 338–341, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  19. J. Branke, M. Mnif, C. Müller-Schloer et al., “Organic Computing-addressing complexity by controlled self-organization,” in Proceedings of the 2nd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation, (ISoLA '06), pp. 185–191, Paphos, Cyprus, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  20. J. Becker, K. Brändle, U. Brinkschulte et al., “Digital on-demand computing organism for real-time systems,” in Proceedings of the 19th International Conference on Architecture of Computing Systems, (ARCS’06), pp. 230–245, Frankfurt am Main, Germany, 2006.
  21. R. Oreifej, R. Al-Haddad, H. Tan, and R. DeMara, “Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II Pro devices,” in Proceedings of the International Conference on Field Programmable Logic and Applications, (FPL '07), pp. 299–304, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  22. R. F. DeMara and K. Zhang, “Autonomous FPGA fault handling through competitive runtime reconfiguration,” in Proceedings of the ASA/DoD Conference on Evolvable Hardware, (EH '05), pp. 109–116, Washington, DC, USA, July 2005. View at Publisher · View at Google Scholar · View at Scopus
  23. H. Tan and R. DeMara, “A multilayer framework supporting autonomous run-time partial reconfiguration,” IEEE Transactions on Very Large Scale Integration Systems, vol. 16, no. 5, pp. 504–516, 2008. View at Publisher · View at Google Scholar · View at Scopus
  24. R. E. Lyons and W. Vanderkulk, “The use of triple-modular redundancy to improve computer reliability,” IBM Journal of Research and Development, vol. 6, pp. 200–209, 1962. View at Google Scholar
  25. S. Mitra and E. J. McCluskey, “Which concurrent error detection scheme to choose?” in Proceedings of the International Test Conference, pp. 985–994, Atlantic City, NJ, USA, October 2000. View at Scopus
  26. B. Pratt, M. Caffrey, J. F. Carroll, P. Graham, K. Morgan, and M. Wirthlin, “Fine-grain SEU mitigation for FPGAs using partial TMR,” IEEE Transactions on Nuclear Science, vol. 55, no. 4, pp. 2274–2280, 2008. View at Publisher · View at Google Scholar · View at Scopus
  27. S. Y. Yu and E. J. McCluskey, “Permanent fault repair for FPGAs with limited redundant area,” in Proceedings of the 16th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, (DFT '01), pp. 125–133, October 2001. View at Scopus
  28. R. Al-Haddad, “RARS in action,” 2010. View at Google Scholar
  29. Xilinx, ISE In-Depth Tutorial (V 9.1), 2007.
  30. M. Srinivas and L. M. Patnaik, “Genetic algorithms: a survey,” Computer, vol. 27, no. 6, pp. 17–26, 1994. View at Publisher · View at Google Scholar · View at Scopus
  31. G. Hollingworth, S. Smith, and A. Tyrrell, “The intrinsic evolution of virtex devices through internet reconfigurable logic,” in Proceedings of the 3rd International Conference on Evolvable Systems, 2000.
  32. Xilinx, Xilinx Parallel Cable IV, Product Specification DS097 (v2.5), 2008.
  33. Xilinx, Partial Reconfiguration User Guide, UG702 (v 12.1), 2010.
  34. R. F. DeMara and C. A. Sharma, “Self-checking fault detection using discrepancy mirrors,” in Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, (PDPTA '05), pp. 311–317, Las Vegas, Nev, USA, June 2005. View at Scopus
  35. C. Carmichael and C. W. Tseng, “Correcting Single-Event Upsets in Virtex-4 FPGA Configuration Memory,” Xilinx Application Note (XAPP197), 2009.
  36. J. Heiner, N. Collins, and M. Wirthlin, “Fault tolerant ICAP controller for high-reliable internal scrubbing,” in Proceedings of the IEEE Aerospace Conference, (AC '08), pp. 1–10, Big Sky, Mont, USA, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  37. H. Quinn, P. Graham, K. Morgan, J. Krone, M. Caffrey, and M. Wirthlin, “An introduction to radiation-induced failure modes and related mitigation methods for Xilinx SRAM FPGAs,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, (ERSA '08), pp. 139–145, July 2008. View at Scopus
  38. Xilinx, Video Starter Kit User Guide UG217 (v1.5), 2006.
  39. M. Gudmundsson, E. A. El-Kwae, and M. R. Kabuka, “Edge detection in medical images using a genetic algorithm,” IEEE Transactions on Medical Imaging, vol. 17, no. 3, pp. 469–474, 1998. View at Google Scholar · View at Scopus
  40. J. F. Cayula and P. Cornillon, “Edge detection algorithm for SST images,” Journal of Atmospheric and Oceanic Technology, vol. 9, no. 1, pp. 67–80, 1992. View at Google Scholar · View at Scopus
  41. G. S. Hollingworth, S. L. Smith, and A. M. Tyrrell, “Design of highly parallel edge detection nodes using evolutionary techniques,” in Proceedings of the 7th Euromicro Workshop on Parallel and Distributed Processing, 1999.
  42. B. J. Ross, F. Fueten, and Y. Y. Dmytro, “Edge detection of petrographic images using genetic programming,” in Proceedings of the Genetic and Evolutionary Computation Conference, pp. 658–665, San Francisco, Calif, USA, 2000.
  43. S. Merchant, G. Peterson, S. Park, and S. Kong, “Intrinsic embedded hardware evolution of block-based neural networks,” in Proceedings of the IEEE Congress on Evolutionary Computation, pp. 3129–3136, Vancouver, BC, Canada, 2006.
  44. K. Glette, J. Torresen, and M. Yasunaga, “Online evolution for a high-speed image recognition system implemented on a Virtex-II Pro FPGA,” in Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems, (AHS '07), pp. 463–470, Edinburgh, Scotland, UK, 2007. View at Publisher · View at Google Scholar
  45. A. Telikepalli, “Power vs. performance: the 90 nm inflection point,” Xilinx White Paper 223, 2005. View at Google Scholar
  46. E. J. McDonald, “Runtime FPGA partial reconfiguration,” IEEE Aerospace and Electronic Systems Magazine, vol. 23, no. 7, pp. 10–15, 2008. View at Publisher · View at Google Scholar · View at Scopus
  47. Xilinx, Xilinx Power Tools Tutorial UG733 (v1.0), 2010.
  48. S. Liu, R. N. Pittman, and A. Forin, “Energy reduction with run-time partial reconfiguration,” in Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, Monterey, CA, USA, February 2010.
  49. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, “Run-time partial reconfiguration speed investigation and architectural design space exploration,” in Proceedings of the 19th International Conference on Field Programmable Logic and Applications, (FPL '09), pp. 498–502, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  50. K. Paulsson, M. Hübner, S. Bayar, and J. Becker, Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx spartan III-based systems, ReCoSoc2007, Montpellier, France, 2007.