A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback

<table>Virtex-4 FPGA Editor Screen Capture 1. The diagram clearly shows the two partial reconfiguration (PR) regions.</table>

International Journal of Reconfigurable Computing

fig6

Figure 6

Figure 6: A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback 

Figure 6 | A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback 