Floorplacement for Partial Reconfigurable FPGA-Based Systems
Figure 2
(a) A variation of horizontal constraint graph used for floorplan representation. (b) Negative () and positive () area slacks (the empty space on the second row is not included in because it has a width greater than one of the empty areas in the upper row).
