Research Article

Floorplacement for Partial Reconfigurable FPGA-Based Systems

Figure 5

Example of wirelength reduction (normalized) and blank area left (percentage of the final floorplacement) for the floorplacement of only externally connected RRs plotted with respect to the percentage of RRs that are considered as externally connected by the algorithm.
483681.fig.005