Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 483681, 12 pages
http://dx.doi.org/10.1155/2011/483681
Research Article

Floorplacement for Partial Reconfigurable FPGA-Based Systems

1Dipartimento di Elettronica e Informazione, Politecnico di Milano, 20133 Milano, Italy
2Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA 02139, USA

Received 20 August 2010; Accepted 20 December 2010

Academic Editor: Aravind Dasu

Copyright © 2011 A. Montone et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. ISE 9.2i Manual, Xilinx Incorporation, 2007.
  2. V. Betz and J. Rose, VPR: A New Packing, Placement and Routing Tool for FPGA Research, Springer, London, UK, 1997.
  3. J. A. Roy, S. N. Adya, D. A. Papa, and I. L. Markov, “Min-cut floorplacement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 7, pp. 1313–1326, 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, “Unification of partitioning, placement and floorplanning,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (ICCAD '04), pp. 550–557, November 2004. View at Scopus
  5. A. Montone, M. D. Santambrogio, and D. Sciuto, “Wirelength driven floorplacement for FPGA-based partial reconfigurable systems,” in Proceedings of the IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum (IPDPSW '10), pp. 1–8, 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. Y. Feng and D. P. Mehta, “Heterogeneous floorplanning for FPGAs,” in Proceedings of the IEEE 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, vol. 2006, pp. 257–262, 2006. View at Publisher · View at Google Scholar
  7. A. Montone, F. Redaelli, M. D. Santambrogio, and S. O. Memik, “A reconfiguration-aware floorplacer for FPGAs,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '08), pp. 109–114, December 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. S. N. Adya and I. L. Markov, “Fixed-outline floorplanning: enabling hierarchical design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 6, pp. 1120–1135, 2003. View at Publisher · View at Google Scholar · View at Scopus
  9. K. Bazargan, R. Kastner, and M. Sarrafzadeh, “3-D floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems,” in Proceedings of the 10th IEEE International Workshop on Rapid System Prototyping (RSP '99), pp. 38–43, June 1999. View at Scopus
  10. M. Vasilko, “Dynasty: a temporal floorplanning based cad framework for dynamically reconfigurable logic systems,” in Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications (FPL '99), pp. 124–133, Springer, London, UK, 1999.
  11. P. H. Yuh, C. L. Yang, and Y. W. Chang, “Temporal floorplanning using the T-tree formulation,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (ICCAD '04), pp. 300–305, November 2004. View at Scopus
  12. P. H. Yuh, C. L. Yang, and Y. W. Chang, “Temporal floorplanning using the three-dimensional transitive closure subGraph,” ACM Transactions on Design Automation of Electronic Systems, vol. 12, no. 4, article 37, 2007. View at Publisher · View at Google Scholar · View at Scopus
  13. L. Singhal and E. Bozorgzadeh, “Multi-layer floorplanning on a sequence of reconfigurable designs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 1–8, 2006. View at Publisher · View at Google Scholar
  14. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, “VLSI module placement based on rectangle-packing by the sequence-pair,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 12, pp. 1518–1524, 1996. View at Google Scholar · View at Scopus
  15. Virtex 5—Family Overview, Xilinx Incorporation, 2007.
  16. Xilinx Inc., “Virtex-5 user guide,” Tech. Rep. ug190, Xilinx Inc., 2007, http://www.xilinx.com/bvdocs/userguides/ug190.pdf. View at Google Scholar
  17. Partial Reconfiguration User Guide, Xilinx Incorporation, 2010.
  18. Xilinx Application Note 290, Xilinx Incorporation, 2007.
  19. F. Redaelli, M. D. Santambrogio, and D. Sciuto, “Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 519–522, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  20. R. Cordone, F. Redaelli, M. A. Redaelli, M. D. Santambrogio, and D. Sciuto, “Partitioning and scheduling of task graphs on partially dynamically reconfigurableFPGAs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 5, pp. 662–675, 2009. View at Publisher · View at Google Scholar · View at Scopus
  21. A. Montone, F. Redaelli, M. D. Santambrogio, and S. O. Memik, “A reconfiguration-aware floorplacer for FPGAs,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '08), pp. 109–114, 2008. View at Publisher · View at Google Scholar · View at Scopus