Research Article

The Potential for a GPU-Like Overlay Architecture for FPGAs

Figure 8

A circuit for transposing the thread-interleaved operands read from the central register file into a correctly ordered sequence of operands for the ALU datapath.
514581.fig.008