A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

Figure 14

Virtex II Pro (a) and Virtex 4 (b) total power consumption (dynamic + static).

(a)

(b)