Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs

Figure 4

DodOrg FPGA floor plan/clock architecture.