Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs

Figure 6

BUFGMUX clock switching: bufgmux_sel signal and bufgmux_output signal.

(a)

(b)