Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs

Figure 7

Oscillator macro zoom: (a) schematic and (b) physical FPGA Editor layout.

(a)

(b)