An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads

Figure 1

NoC traffic compilation flow (annotated with cnet-default speedups at 2025 PEs).