Research Article

An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads

Figure 20

How we compute area savings.
745147.fig.0020