Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011 (2011), Article ID 760954, 11 pages
http://dx.doi.org/10.1155/2011/760954
Research Article

FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study

Paderborn Center for Parallel Computing, University of Paderborn, 33098 Paderborn, Germany

Received 23 February 2010; Revised 19 January 2011; Accepted 19 February 2011

Academic Editor: Viktor K. Prasanna

Copyright © 2011 Tobias Schumacher et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. T. Schumacher, C. Plessl, and M. Platzner, “IMORC: application mapping, monitoring and optimization for highperformance reconfigurable computing,” in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '09), pp. 275–278, IEEE Computer Society, 2009.
  2. T. Schumacher, C. Plessl, and M. Platzner, “An accelerator for k-th nearest neighbor thinning based on the IMORC infrastructure,” in Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL '09), pp. 338–344, IEEE, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. L. Shannon and P. Chow, “Simplifying the integration of processing elements in computing systems using a programmable controller,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), vol. 2005, pp. 63–72, IEEE, 2005. View at Publisher · View at Google Scholar
  4. C. Steffen, “Parametrization of algorithms and FPGA accelerators to predict performance,” in Proceedings of the Reconfigurable System Summer Institute (RSSI '07), pp. 17–20, 2007.
  5. B. Holland, K. Nagarajan, C. Conger, A. Jacobs, and A. D. George, “RAT: a methodology for predicting performance in application design migration to FPGAs,” in Proceedings of the High-Performance Reconfigurable Computing Technologies and Applications Workshop (HPRTCA '07), 2007.
  6. S. Koehler, J. Curreri, and A. D. George, “Performance analysis challenges and framework for high-performance reconfigurable computing,” Parallel Computing, vol. 34, no. 4-5, pp. 217–230, 2008. View at Publisher · View at Google Scholar · View at Scopus
  7. M. C. Smith and G. D. Peterson, “Analytical modeling for high performance reconfigurable computers,” in Proceedings of the International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS '02), July 2002.
  8. M. C. Smith and G. D. Peterson, “Parallel application performance on shared high performance reconfigurable computing resources,” Performance Evaluation, vol. 60, no. 1–4, pp. 107–125, 2005. View at Publisher · View at Google Scholar
  9. T. Schumacher, T. Süß, C. Plessl, and M. Platzner, “Communication performance characterization for reconfigurable accelerator design on the XD1000,” in Proceedings of the International Conference on Reconfigurable computing and FPGAs (ReConFig '09), pp. 119–124, IEEE Computer Society, Los Alamitos, Calif, USA, 2009. View at Publisher · View at Google Scholar
  10. D. Slogsnat, A. Giese, and U. Brüning, “A versatile, low latency Hypertransport core,” in Proceedings of the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '07), pp. 45–52, ACM, February 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. “RAMspeed”, http://www.alasir.com/software/ramspeed/.
  12. “STREAM Benchmark”, http://www.cs.virginia.edu/stream/.
  13. S. Molnar, M. Cox, D. Ellsworth, and H. Fuchs, “A sorting classification of parallel rendering,” Tech. Rep. TR94-023, 8, 1994. View at Google Scholar
  14. G. Stoll, M. Eldridge, D. Patterson et al., “Lightning-2: a high-performance display subsystem for PC clusters,” in Proceedings of the Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '01), pp. 141–148, August 2001. View at Scopus
  15. S. Dominick and R. Yang, “Anywhere pixel router,” in Proceedings of the ACM/IEEE 5th International Workshop on Projector Camera Systems (PROCAMS '08), pp. 1–2, ACM, August 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. S. Muraki, M. Ogata, K.-L. Ma et al., “Next-generation visual supercomputing using pc clusters with volume graphics hardware devices,” in Proceedings of the Conference on Supercomputing, p. 51, ACM, New York, NY, USA, 2001.
  17. L. Moll, A. Heirich, and M. Shand, “Sepia: scalable 3D compositing using PCI pamette,” in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '99), pp. 146–157, 1999.
  18. S. Lombeyda, L. Moll, M. Shand, D. Breen, and A. Heirich, “Scalable interactive volume rendering using off-the-shelf components,” in Proceedings of the Symposium on Parallel and Large-Data Visualization and Graphics, pp. 115–121, IEEE, Piscataway, NJ, USA, 2001.
  19. S. Eilemann and R. Pajarola, “Direct send compositing for parallel sort-last rendering,” in Proceedings of the ACM SIGGRAPH ASIA Courses, December 2008. View at Publisher · View at Google Scholar · View at Scopus
  20. K. L. Ma, J. S. Painter, C. D. Hansen, and M. F. Krogh, “Parallel volume rendering using binary-swap compositing,” IEEE Computer Graphics and Applications, vol. 14, no. 4, pp. 59–68, 1994. View at Publisher · View at Google Scholar · View at Scopus
  21. “OpenMPI homepage”, http://www.open-mpi.org/.
  22. T. Schumacher, E. Lübbers, P. Kaufmann, and M. Platzner, “Accelerating the cube cut problem with an FPGA-augmented compute cluster,” in Proceedings of the ParaFPGA Symposium International Conference on Parallel Computing (ParCo '07), vol. 38, pp. 749–756, John von Neumann Institute for Computing, Jülich, Germany, 2007.
  23. T. Schumacher, Performance modeling and analysis in highperformance reconfigurable computing, Ph.D. Thesis, University of Paderborn, 2011.