Research Article

Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems

Figure 7

Internal structure of the reconfigurable clock unit.
985931.fig.007