Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems

Figure 8

Internal structure of the logic block of the reconfigurable clock unit.