Research Article

Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 4

Explicit message synchronization between PR controller and RMs.
127302.fig.004