Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 185784, 8 pages
http://dx.doi.org/10.1155/2012/185784
Research Article

Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency

Department of Electronics and Communication Engineering, MANIT, Bhopal 462007, India

Received 4 January 2012; Revised 29 April 2012; Accepted 25 June 2012

Academic Editor: Michael Hübner

Copyright © 2012 Supriya Aggarwal and Kavita Khare. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. K. Parhi, VLSI Digital Signal Processing Systems, John Wiley & Sons, 1999.
  2. J. G. Proakis and D. G. Manolakis, Digital Signal Processing Principles, Algorithms and Applications, Prentice Hall, 3rd edition, 2006.
  3. A. M. Despain, “Fourier transform computers using CORDIC iterations,” IEEE Transactions on Computers, vol. 23, no. 10, pp. 993–1001, 1974. View at Google Scholar · View at Scopus
  4. T. Sansaloni, A. Pérez-Pascual, and J. Valls, “Area-efficient FPGA-based FFT processor,” Electronics Letters, vol. 39, no. 19, pp. 1369–1370, 2003. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Ayinala, M. Brown, and K. K. Parhi, “Pipelined parallel FFT architectures via folding transformation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 6, pp. 1068–1081, 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. K. C. Ray and A. S. Dhar, “CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis,” IEE Proceedings: Circuits, Devices and Systems, vol. 153, no. 6, pp. 539–544, 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. K. C. Ray and A. S. Dhar, “High throughput VLSI architecture for Blackman windowing in real time spectral analysis,” Journal of Computers, vol. 3, no. 5, pp. 54–59, 2008. View at Google Scholar · View at Scopus
  8. J. E. Volder, “The cordic trigonometric computing technique,” IRE Transactions on Electronic Computers, vol. 8, no. 3, pp. 330–334, 1959. View at Publisher · View at Google Scholar
  9. J. S. Walther, “A unified algorithm for elementary functions,” in Proceedings of the 38th Spring Joint Computer Conferences, pp. 379–385, Atlantic City, NJ, USA, 1971.
  10. P. K. Meher, J. Valls, T. B. Juang, K. Sridharan, and K. Maharatna, “50 years of CORDIC: algorithms, architectures, and applications,” IEEE Transactions on Circuits and Systems I, vol. 56, no. 9, pp. 1893–1907, 2009. View at Publisher · View at Google Scholar · View at Scopus
  11. J. O. Smith III, Spectral Audio Signal Processing, W3K, 2011.
  12. T. B. Juang, S. F. Hsiao, and M. Y. Tsai, “Para-CORDIC: parallel CORDIC rotation algorithm,” IEEE Transactions on Circuits and Systems I, vol. 51, no. 8, pp. 1515–1524, 2004. View at Publisher · View at Google Scholar · View at Scopus
  13. K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, “Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 11, pp. 1463–1474, 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. J. Vankka, Digital Synthesizers and Transmitters for Software Radio, Springer, Dordrecht, Netherlands, 2005.
  15. K. Kota and J. R. Cavallaro, “Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors,” IEEE Transactions on Computers, vol. 42, no. 7, pp. 769–779, 1993. View at Publisher · View at Google Scholar · View at Scopus
  16. F. J. Jaime, M. A. Sánchez, J. Hormigo, J. Villalba, and E. L. Zapata, “Enhanced scaling-free CORDIC,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 7, pp. 1654–1662, 2010. View at Publisher · View at Google Scholar · View at Scopus